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ABSTRACT 
A variable function register capable of ten different operations 
is presently being developed through MOS technology. The register, 
which uses 500 active devices, can be cascaded to form a large com- 
posite register which is capable of functioning a s  one large register 
or as individual registers. This is made possible by electrically 
altering the characteristics of the register. This allows the vari- 
able function register to meet various needs. 
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AN LSI VARIABLE FUNCTION REGISTER 
INTRODUCTION 
Since spacecraft experiments are continually increasing in sophistication, 
the need to do on-board data processing will soon reach a point of absolute ne- 
cessity. Large Scale Integration (LSI) will play a major role in providing the 
required circuitry to do this on-board processing. 
One present drawback to LSI systems or subsystems is their tendency to be 
specialized. A given LSI shift register, for example, can shift only in one di- 
rection even though it contains hundreds of active elements. This limitation and 
specialization of complex circuitry seems inefficient. Hundreds of active ele- 
ments configured to do just one job defeat the true value of LSI. 
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This paper will show how LSI can be developed to meet many anticipated ap- 
plications instead of specialized one user, one application type of arrays. An 
example is the Variable Function Register. The design of this register includes 
an electrical reconfiguration capability and a repertoire of ten operations geared 
to provide the user with a flexible device. A second generation register with 
three times the capability will be briefly mentioned as  a further example of how 
LSI can provide the user with a multi-purpose multi-function device. 
VARIABLE FUNCTION REGISTER 
The variable function register is basically a parallel-serial shift register 
with a fixed length. The distinction between this register and others is not only 
its instruction set but also its ability to modify the manner of the instruction 
execution. 
The register is capable of executing the following operations: 
1. Parallel loading of data into the register. 
2. Parallel outputting of data from the register. 
3. Shifting of data to the right. 
4. Shifting of data to the left. 
5 .  Rotating data to the right. 
6 .  One's complementing the contents of the register. 
7. Clearing simultaneously the register to zero. 
In addition to this basic repertoire of seven distinct operations, the variable 
function register has an electrically alterable capability, whereby three of the 
1 
basic seven operations can be modified to meet similar but different require- 
ments of the register. The three operations in question involve the shift capa- 
bility. By altering the shift operations, identical registers can be cascaded to 
form extended precision registers of any length required. (The only limitation 
is the restriction of the total bit length to multiples of the basic register.) 
Were it not for complementary Metal Oxide Silicon (MOS) technology such 
a device would not be practical from a power dissipation and an element count 
point of view. MOS technology offered the most feasible as well as practical 
method of obtaining high device density compared to current bipolar technology. 
However, while MOS technology in general offered low power dissipation, it was 
felt that the lowest power dissipation could be best had by using complementary 
MOS technology. 
Why Variable Function 
The reasons for designing a variable function register came as an evolution 
of thought. It was noticed that two registers of equal length but slightly differ- 
ent operating modes were required in a system design. Each register with its 
control was to be integrated on a chip. Looking at the similarity of the two 
registers made it clear that it would be cheaper to develop one register with the 
ability to do both jobs than it was to develop two slightly different registers. 
Further evolution of these ideas led to the decision to build in sufficient controls 
to alter the basic register to meet any one of the four different requirements 
that existed. Because of the register's versatility, the entire system was more 
flexible since i t  could be expanded without changing device designs. 
Not only was there a savings in cost but the number of different types of 
register chips was reduced four to one. From this, the concept of electrical 
reconfiguration (modes) was developed. 
Figure 1 shows the basic circuitry of the shift register stage excluding its 
interconnection circuitry with other stages. It is the interconnection design 
which makes it possible to convert a number of register stages into a variable 
function register. Before going into any details, let us first define what func- 
tions a shift register should have. 
PROPERTIES OF A GENERAL REGISTER 
A shift register should be capable of shifting either to the right or left, or 
shifting to the right in a continuous loop. If a register shifts to the right, the 
following can occur at both ends of the register: 
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1. The right end will not output serial data 
2. The right end will output serial data 
3. The left end will accept serial data 
4. The left end will not accept serial data and, 
a. f i l l  zeroes in from the left to the right 
b. fi l l  the contents of the most significant stage from left to right. 
or 
or 
If a register shifts to the left, the following can occur at both ends of the 
register: 
1. The right end will accept serial data 
or 
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2. The right end will not accept serial data and feed zeroes from right to 
left. 
3.  The left end will output serial data 
4. The left end will not output serial data. 
or 
If the register serially rotates to the right, the least significant register 
stage, which is on the right, shifts data to the most significant register stage, 
which is on the left. And, if two or more registers are rotating to the right as 
one large register, each register should accept serial data at the left end and 
output serial data at the right end. 
A register could also have a bypass line where serial data could shunt 
around a register without disturbing its contents. 
PROPERTIES OF VARLABLE FUNCTION REGISTER 
The variable function register is capable of non-total shifting to the right 
or  left, and rotating to the right. The most significant bit (MSB) in a right shift 
is forced to either zero o r  it may not change state. Thus, a non-total right 
shift either propagates to the right zeroes or only the value of the most signifi- 
cant bit. The choice of either propagation is left up to the designer o r  program- 
mer. Propagating the most significant bit to the right is an operation which is 
compatible to two's complement arithmetic schemes, where the sign is 
propagated. 
The non-total left shift is similar to the non-total right shift in transfer of 
data except data is shifted left while zeroes a re  propagated from right to left 
filling vacated bit positions. 
The non-total rotate shift performs a serial transfer of data to the right in 
the form of a closed loop. The rotate allows each cell to transfer data to its 
neighbor on the right. The least significant stage transfers data to the most 
significant stage. 
Thus, the register is capable of shifting to the right in two ways: propagat- 
ing to the right either zeroes or  the most significant bit, shifting to the left and 
rotating to the right. BY DEFINITION, NON-TOTAL SERIAL SHIFTS AFFECT 
ALL STAGES OF THE REGISTER; HOWEVER, THERE ARE NO SERIAL 
INPUTS OR OUTPUTS OF THE REGISTER. That is, an observer looking at 
the data lines of the register will notice that before, during and after a non-total 
shift lines are effectively open circuited. The three non-total shifts a re ,  there- 
fore, considered internal shifts. 
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The register can be cascaded to form a larger register by electrically mod- 
ifying in four ways the shift operations of each register of the composite regis- 
ter. These modifications enable serial data to leave, or to enter, or to leave 
and enter, or to  neither leave nnr enter the register, The modifications a re  
called modes, and are  essentially the properties of total shifts. Therefore, A 
TOTAL SHIFT WILL TMNSFER SERIAL DATA IN OR OUT OF THE REGIS- 
TER IN A MANNER DICTATED BY THE MQDE. A total shift occurs if non- 
total Right, Left, or Rotate instruction is accompanied by the Total instruction. 
Thus non-total Right and Total together produce a total shift to the right. 
Mode 1 
A register in Mode 1 (Figure 2-a) is capable of serially communicating with 
a register connected to its left data line. Serial data is permitted to either 
transfer in or out of the register on this line during either a total right shift or 
total left shift. A total right shift permits the most significant bit to accept ex- 
ternal data. A non-total right shift will either propagate zeroes or the value of 
the most significant bit (MSB), which is the left most bit. The left total shift 
and non-total left shift will propagate zeroes from the least significant bit 
(LSB) , which is the right most bit. External serial data cannot enter or leave 
on the right data line during either a total right or left shift. Diagonal markings 
a re  used to denote those sides in which serial transfers due to total right or 
left shifts a r e  blocked. 
Mode 2 
A register in Mode 2 (Figure 2-b) is capable of serially communicating with 
a register connected to its right data line. A total right o r  left shift is permit- 
ted, respectively, to transfer serial data out or in of this line. However, serial 
data is not permitted to enter o r  leave on the left data line. A total right shift 
in Mode 2 has the same effect on the left side of the register as  a non-total right 
shift. That is either zeroes or the contents of the most significant bit will be 
propagated to the right. The non-total left shift in Mode 2 operates as inMode 1. 
Mode 3 
A register in Mode 3 (Figure 2-c) is capable of serially communicating with * 
a register connected on either the right or left data line during either a total 
right or left shift. Thus data may serially shift through the register without 
being altered or blocked. If three registers were cascaded to form one big reg- 
ister would be in Mode 3.  It should again be noted that during any non-total shift 
there is no external transfer of data on either serial line. 
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Figure 2 
Mode 4 
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MODE 3 
A register in Mode 4 (Figure 2-d) is incapable of communicating with any 
other register regardless of the shift instructions. A total right o r  left shift has 
the same effect as a non-total right o r  left shift. Therefore, the register is 
completely isolated electrically from other registers. However, serial data 
may by-pass the register through a switch which internally connects the left data 
line with the right data line. Thus a register on either side of a register in 
isolates the register, internal shifts may take place within the register, such as 
a non-total rotate. In fact, regardless of mode the register can internally ro- 
tate data from the right end of the register to the left. 
. Mode 4 can communicate serially through the by-pass switch. While Mode 4 
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The total rotate instruction is similar to the total right shift in Mode 3. 
The important difference is that a register performing a total rotate in either of 
Modes 1 or  2 Fictions Eke  a register perfcrming a tebl right shift in Mode 3. 
This means data (Figure 3-b) can enter serially on the left data line of the reg- 
ister , shift through the register and leave on the right data line. However, if 
the register is in Mode 4 (Figure 3-a), the total rotate instruction itself is in- 
hibited; therefore, no shift occurs. But the by-pass switch is closed permitting 
registers adjacent to a register in Mode 4 to communicate. 
I 
Taking all the shift instructions with the concept of modes yields the same 
properties associated with a general register with the exception that the variable 
function register can alter its properties to meet varied requirements. 
CONFIGURATIONS 
Since the variable function register has four modes of operation along with 
a choice of propagating to the right the most significant bit, the register can be 
I 
I 
* I 
Figure 3 
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electrically modified in eight different ways. Thus if two registers are cas- 
caded, the number of ways the pair can be modified is (8)2 or 64. In general 
the combinations increase by (8)N where N is the number of registers in cascade. 
To accomplish the four modes, lines C1 and C2 are required as shown in 
Figure 7. The modes a r e  indicated as follows: 
1 0 1 
2 1 0 
3 1 1 
4 0 0 
To enable one's or two's complement capability the line C3 is required. If C3 
is 0 during a right shift the most significant bit will shift its contents from left 
to right. If C3 is 1 during a right shift, a zero will be shifted from left to right. 
Figure 4 shows just three combinations of a potential (8)3. Figure 4-a is a 
48-bit register made up of three 16-bit registers. The register is isolated on 
either end s o  that there is no serial transfer of data between the most and least 
significant bits during a total right or  left shift. Since there is a potential feed- 
back loop from the right register to the left register, the entire composite 48- 
bit register can be rotated to the right during a total rotate. Figure 4-b shows 
the same three registers , only the right register is in Mode 4 (isolated). The 
two left registers in their indicated modes represent a 32-bit version of the 48- 
bit register in Figure 4-a. Both versions can perform the same operations with 
the only difference being register length. The 32-bit version can produce a 
rotate without affecting the right-most register, since it is by-passed electri- 
cally as is schematically shown. Figure 4-c shows three independent 16-bit 
registers, each isolated electrically from each other. In all three cases each 
register in the configuration can perform independent internal shifts without 
effecting the state of the other registers. For example, each can perform a 
rotate to the right. Collective as well as individual shifting is therefore possi- 
ble without physically changing interconnections. 
The configurations need not be strictly serial. Figure 5 shows two possible 
configurations. Figure 5-a is a series-parallel scheme. The parallel configu- 
ration in Figure 5-b can be thought of as a memory of four 16-bit words. If the 
four registers share common parallel data lines, data could be shifted about 
either parallel or serial. 
Figure 6 shows the variable function register excluding control. While only 
three bits are shown, any number of bits could be used. With the aid of Figure 
EXAMPLES OF THREE POSSlB LE CONFIGURATIONS 
TO FORM LARGER COMPOSITE REGiSTERS 
USING THREE IDENTICAL REGISTERS 
MODE 2 - 
I 1 
MODE 3 MODE 1 
MODE 2 MODE 1 MODE 4 
C .  
TOTAL OF ( 8 ) 3  DIFFERENT COMB 
Figure 4 
6, Table 1 and Table 2,  the variable function r( 
NATIONS POSSIBLE 
gister is completely des ribed . 
Attention should be given to the square blocks which a re  labeled with letters. 
These are bidirectional switches which a re  used to transfer data into each regis- 
ter. Each operation of the register affects a data transfer, such as, a shift or 
load, by closing the appropriate gate. The square block labeled INV is an 
inverter. 
The switches labeled COMP feed the inverted output of each stage back to 
its input. In this way the one's complement of the register is accomplished. 
Clearing the register is accomplished by grounding the input leads to each 
stage through the switches labeled CLR. 
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- 16 BIT REG 
a 
A SERIES PARALLEL CONFIGURATION 
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16 BIT REG 
16 BIT REG 
16 BIT REG - 16 BIT REG 16 BIT REG - 
( a )  - * 
m 16 BIT REG 
PARALLEL CONFIGURATION 
Figure 5 
In an effort to also minimize the lead count of the register system parallel 
data enters and leaves the register via the same lines. This is accomplished by 
insuring that the switches marked IN and OUT are never simultaneously on. 
Because of the parallel nature of the one's complement, clear, input, and 
output operations , they function independent of mode. 
Figure 7 shows the lead requirement of a 16-bit variable function register. 
As shown 18 leads a re  allocated for both serial and parallel transfer of data, 
four for the encoded instructions, three for the mode control, two for timing and 
two for power. The total lead requirement therefore is 29. The low lead 
10 
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LEAD REQUIREMENTS 
PARALLEL DATA LINES 
16151413121110 9 8 7 6 5 4 3 2 1 
MOST I I LEAST 
SERIAL 
DATA LINE 
VARIABLE FUNCTION REGISTER 
SIGNIFICANT 
SERIAL 
DATA LINE 1 
I I  
c,c, c3 
1 O v F  -+ SIGN - - 
TIMING CONTROL 
MODE ENCODED 
CONTROLS I NSTRUCTI ON S 
Figure 7 
requirement is due to encoding all commands and instructions and using the 
serial/parallel data lines for  bidirection transfer of data. As a point of clari- 
fication, 2 of the 3 leads for mode control a re  actually used to affect mode 
changes. The third lead is required to permit either zeroes or  the contents of 
the most significant bit to propagate from left to right during either a total or  
non-total right shift. 
FUTURE ARRAYS 
Looking a bit into the future, we envisicin LSI arrays of greater capability 
as well as flexibility. Using the concept of modes and the Variable Function 
Register, designs a re  being completed on such an array. Known as  the Parallel 
Processor, this device will not only perform the functions of the Variable Func- 
tion Register but will also be able to perform in parallel such operations as 
two's complement addition, and subtraction, AND, OR and EXCLUSIVE OR. 
Just as many Variable Function Registers can be configured to form a composite 
system, the Parallel Processor will also have this ability. 
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CONCLUSION 
To effectively use LSI technology, a closer look must be given to the design 
of small systems. It is both inefficient and costly to develop many large scale 
arrays that differ in only minor respects. As we continue to design and develop 
more sophisticated data processing systems the LSI arrays of tomorrow will be 
what the AND, OR and INVERTER circuits are today. While the latter three 
simple circuits have succeeded because of their basic inflexibility, the accept- 
able LSI arrays of the future must be multi-purpose, multi-function devices. 
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1 
2 
3 
4 
0 L L LN 
1 L L LN 
h Y  R T I  R R T O  
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h Y  R TI R R T O  
h Y  - - - 
Instruction r- Switches Conducting Mode 4 
I Non-Total Right 
I Non-Total Right 
I Non-Total Left 
I Non-Total Left 
r Non-Total Rotate BY-P~ss 4 I TotalRight 
I Total Right - I  
I Total Right 
I TotalRight 
Total Right 
Total Right 
I Total Left - I  
Total Left 
Total Left 
By-Pass I Total Left 
Total Left By-Pass I 
I I Total Rotate 
Total Rotate 
Total Rotate 
Total Rotate By-Pass I 
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Table 2 
Logic Equation for All  Switches 
Note: Symbols on left side of equal sign represent switches in Figure 6. 
Symbols other than flPfc on the right side of equal sign represent 
instructions and mode commands. 
The switches in Figure 6 a re  permitted to conduct at a time indicated by ffPf'. 
Let P = Timing pulse which activates the appropriate transfer switches 
R = ( R o + R )  P 
L = L - P  
RTO - [R T Cz + Ro T (C, + C2)I.P 
Lm = L  * T  * C 2  P 
- 
LN=(L * T + L  * T  * E 2 ) * P  
R T ~  = [R T C1 + R o  T *(Cl  + C2)] P 
L T ~  = L  T C1 P 
Rz. 
C = (T C3 R + R T E, C3 + CLR) P 
= (T E3 R + R T E1 C3) P 
- 
R o = R o  T P 
I N  = I N  P 
OUT = OUT P 
COMP = COMP P 
BY-PASS =El e, (Ind 
CLR = CLR P 
pendent f time) 
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